


Rec'd PCT/PTO 20 JUN 2001

FORM PTO-1390 (REV 5-93)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTORNEY DOCKET NO. 107413-00000	
TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. 371				DATE: June 20, 2001	
INTERNATIONAL APPLICATION NO. PCT/JP99/00055				U.S. APPLN. NO. (IF KNOWN, SEE 37 C.F.R. 1.5) Not Yet Assigned <b>09/857185</b>	
INTERNATIONAL FILING DATE 8 January 1999				PRIORITY DATE CLAIMED 8 July 2001	
TITLE OF INVENTION: DIGITAL PHASE LOCKED LOOP CIRCUIT					
APPLICANT(S) FOR DO/EO/US: Akira NANBA (Hyogo, Japan); Kenichi OGURA (Kawasaki, Japan); Manabu OGINO (Hyogo, Japan)					
<ol style="list-style-type: none"> <li>1. <input checked="" type="checkbox"/> This is a <b>FIRST</b> submission of items concerning a filing under 35 U.S.C. 371. (THE BASIC FILING FEE IS ATTACHED)</li> <li>2. <input type="checkbox"/> This is a <b>SECOND</b> or <b>SUBSEQUENT</b> submission of items concerning a filing under 35 U.S.C. 371.</li> <li>3. <input checked="" type="checkbox"/> This express request to begin national examination procedures [35 U.S.C. 371(f)] at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(1).</li> <li>4. <input type="checkbox"/> A proper demand for International Preliminary Amendment was made by the 19th month from the earliest claimed priority date.</li> <li>5. <input checked="" type="checkbox"/> A copy of the International Application as filed [35 U.S.C. 371(c)(2)]           <ol style="list-style-type: none"> <li>a. <input checked="" type="checkbox"/> is transmitted herewith (required only if not transmitted by the International Bureau).</li> <li>b. <input type="checkbox"/> has been transmitted by the International Bureau.</li> <li>c. <input type="checkbox"/> is not required, as the application was filed in the United States Receiving Office (RO/US).</li> </ol> </li> <li>6. <input checked="" type="checkbox"/> A translation of the International Application into English [35 U.S.C. 371(c)(2)].</li> <li>7. <input checked="" type="checkbox"/> Amendments to the claims of the International Application under PCT Article 19 [35 U.S.C. 371(c)(3)]           <ol style="list-style-type: none"> <li>a. <input type="checkbox"/> are transmitted herewith (required only if not transmitted by the International Bureau).</li> <li>b. <input type="checkbox"/> have been transmitted by the International Bureau.</li> <li>c. <input type="checkbox"/> have not been made; however, the time limit for making such amendments has NOT expired.</li> <li>d. <input checked="" type="checkbox"/> have not been made and will not be made.</li> </ol> </li> <li>8. <input type="checkbox"/> A translation of the amendments to the claims under PCT Article 19 [35 U.S.C. 371(c)(3)].</li> <li>9. <input checked="" type="checkbox"/> An oath or declaration of the inventor(s) [35 U.S.C. 371(c)(4)].</li> <li>10. <input checked="" type="checkbox"/> A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 [35 U.S.C. 371(c)(5)].</li> </ol> <p>Items 11 - 16 below concern other document(s) or information included:</p> <ol style="list-style-type: none"> <li>11. <input checked="" type="checkbox"/> An Information Disclosure Statement under 37 C.F.R. 1.97 and 1.98.</li> <li>12. <input checked="" type="checkbox"/> An assignment document for recording. A separate cover sheet in compliance with 37 C.F.R. 3.28 and 3.31 is included.</li> <li>13. <input type="checkbox"/> A FIRST preliminary amendment. <input type="checkbox"/> A SECOND or SUBSEQUENT preliminary amendment.</li> <li>14. <input type="checkbox"/> A substitute specification.</li> <li>15. <input type="checkbox"/> A change of power of attorney and/or address letter.</li> <li>16. <input checked="" type="checkbox"/> Other items or information: <input checked="" type="checkbox"/> PCT/RO/101 PCT Request; PCT/IB/308 Notice Informing the Applicant of the Communication of the International Application to the Designated Offices; PCT/IB/332 Information Concerning Elected Offices Notified of their Election; PCT/IB/338 Notification of Transmittal of Copies of Translation of the International Preliminary Examination Report; Copy of Front Page of International Publication WO 00/41176; PCT/ISA/210 International Search Report Drawings (5 sheets)</li> </ol>					

U.S. APPLICATION NO. (IF KNOWN) SEE 37 C.F.R. 1.459) Not Yet Assigned <div style="font-size: 2em; font-weight: bold; position: absolute; top: 0; left: 0;">09/857185</div>	INTERNATIONAL APPLICATION NO. PCT/JP99/00055	ATTORNEY DOCKET NO. 107413-00000 DATE: June 20, 2001				
17. <input checked="" type="checkbox"/> The following fees are submitted: <b>Basic National Fee [37 C.F.R. 1.492(a)(1)-(5)]:</b> Search Report has been prepared by the EPO or JPO.....\$860.00 International preliminary examination fee paid to USPTO (37 C.F.R. 1.482).....\$690.00 No international preliminary examination fee paid to USPTO (37 C.F.R. 1.482) but international search fee paid to USPTO [37 C.F.R. 1.445(a)(2)].....\$710.00 Neither international preliminary examination fee (37 C.F.R. 1.482) or international search fee [37 C.F.R. 1.445(a)(2)] paid to USPTO.....\$1,000.00 International preliminary examination fee paid to USPTO (37 C.F.R. 1.482) and all claims satisfied provisions of PCT Article 33(2)-(4).....\$ 100.00		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="width: 50%;">CALCULATIONS</th> <th style="width: 50%;">PTO USE ONLY</th> </tr> <tr> <td style="height: 100px;"></td> <td></td> </tr> </table>	CALCULATIONS	PTO USE ONLY		
CALCULATIONS	PTO USE ONLY					
<b>ENTER APPROPRIATE BASIC FEE AMOUNT =</b>		\$ 860.00				
Surcharge of \$130.00 for furnishing the oath or declaration later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date [37 C.F.R. 1.492(e)].		\$ 0.00				
Claims	Number Filed	Number Extra				
Total Claims	13 - 20 =	0				
Independent Claims	2 - 3 =	0				
Multiple dependent claim(s) (if applicable)		+ \$270.00				
<b>TOTAL OF ABOVE CALCULATIONS =</b>		\$ 860.00				
Reduction by one-half for filing by small entity, if applicable. Verified Small Entity statement must also be filed. (Note 37 C.F.R. 1.9, 1.27, 1.28).		\$ 0.00				
<b>SUBTOTAL =</b>		\$ 860.00				
Processing fee of \$130.00 for furnishing the English translation later the <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date [37 C.F.R. 1.492(f)].		\$ 0.00				
<b>TOTAL NATIONAL FEE =</b>		\$ 860.00				
Fee for recording the enclosed assignment [37 C.F.R. 1.21(h)]. The assignment must be accompanied by an appropriate cover sheet (37 C.F.R. 3.28, 3.31). \$40.00 per property		\$ 40.00				
<b>TOTAL FEES ENCLOSED =</b>		\$ 900.00				
		Amount to be refunded \$				
		Charged \$				
a. <input checked="" type="checkbox"/> A check in the amount of \$900.00 to cover the above fees is enclosed. b. <input type="checkbox"/> Please charge my Deposit Account No. 01-2300 in the amount of \$ to cover the above fee. A duplicate copy of this sheet is enclosed. c. <input checked="" type="checkbox"/> The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 01-2300.						
NOTE: Where an appropriate time limit under 37 C.F.R. 1.494 or 1.495 has not been met, a petition to revive [37 C.F.R. 1.137(a) or (b)] must be filed and granted to restore the application to pending status.						
SEND ALL CORRESPONDENCE TO: <b>Arent Fox Kintner Plotkin &amp; Kahn</b> <b>1050 Connecticut Avenue, N.W.</b> <b>Suite 600</b> <b>Washington, D.C. 20036-5339</b> <b>Tel: (202) 857-6000 Fax: (202) 638-4810</b> <b>CMM/aam</b>						
 <b>Charles M. Marmelstein</b> Reg. No. 25,895						

5/PR13

09/857185  
JC18 Rec'd PCT/PTO 20 JUN 2001

## SPECIFICATION

### DIGITAL PHASE LOCKED LOOP CIRCUIT

#### 5 TECHNICAL FIELD

The present invention relates to a digital phase locked loop circuit which is particularly suitable for generating sampling clock signals for sampling reproduced information obtained from the read heads of a magnetic tape apparatus.

10

#### BACKGROUND ART

When reproducing information recorded on a recording medium such as an optical disk, optical-magnetic disk, magnetic disk, or magnetic tape, it is necessary to generate sampling clock signals synchronized with the pulse train which is the reproduced information obtained from the read heads.

15

Phase locked loop circuits are widely used to generate this type of sampling clock signals. Phase locked loop circuits may be analog circuits or digital circuits. The digital circuits include partially digital circuits which partly include analog components such as oscillator portions, and completely digital circuits which do not include any analog components.

20

Of these phase locked loop circuits, the completely digital phase locked loop circuits have the advantages that they can be integrated to a very high degree and do not require various types of adjustments. An example of such a phase locked loop circuit is disclosed in U.S. Patent No. 5,442,315.

25

09857185-062001  
T00290" SEP 25 1995

However, various problems occur with this type of conventional digital phase locked loop circuit, especially when employed in the playback circuit of a magnetic tape apparatus.

In a magnetic tape apparatus, for example, a phenomenon  
5 called "drop out" occurs wherein reproduced information is not attained. This is caused by defects in the magnetic tape medium itself, or the adhesion of dust or dirt to the magnetic heads. When drop out occurs, the phase locked loop circuit slips from a state where the input frequency and phase to be locked are normal  
10 and drops out of lock. A conventional phase locked loop circuit does not have a function of detecting this dropping from lock for each channel. Moreover, after the loop drops out of lock because of drop out, even if normal reproduced information is input, the mobile frequency cannot be easily synchronized  
15 because the mobile frequency slips with respect to input and the time to recover the locked state is long.

Also, in a magnetic tape apparatus, the magnetic tape travels while in contact with the magnetic heads and therefore the traveling speed of the magnetic tape varies because of  
20 variations in the frictional resistance between the magnetic tape and magnetic head due to the capacity of the traveling motor, variations in the exciting current of the traveling motor, variations in tape tension, or the adhesion of dust and dirt. Such variations in the traveling speed are especially large in  
25 comparison to the variations in rotation speed of different types of disks.

Variations in traveling speed occur in the same way during writing and reading, but may also occur in mutually opposite

directions. In this case, the result is that the traveling speed during writing and the traveling speed during reading vary to extremes and the phase locked loop circuit may not be able to track the variations.

5           Consequently, while performing reading at the same time as writing, it is necessary to monitor variations in traveling speed continually and when the traveling speed varies in excess of a prescribed range, to execute a process to rewind the magnetic tape once and perform writing once more. However, a conventional  
10 digital phase locked loop circuit does not have a function for monitoring variations in the traveling speed of the recording medium.

#### DISCLOSURE OF THE INVENTION

15           It is, therefore, an object of the present invention to provide a digital phase locked loop circuit that can detect lock slippage promptly for each channel.

          Another object of the present invention is to provide a digital phase locked loop circuit that can monitor the playback  
20 speed of reproduced information continually.

          According to a first aspect of the present invention, there is provided a digital phase locked loop circuit for generating sampling clock signals used with respect to a plurality of channels for sampling reproduced information simultaneously  
25 from a plurality of tracks of a recording medium, comprising an average frequency computing circuit for calculating an average frequency of the phase locked sampling clock signals in selected channels and feeding back the calculated average to the phase

locked loop, wherein the average frequency computing circuit outputs a frequency error signal with respect to any channel in which the frequency of the sampling clock signals is outside an allowable frequency range.

5        Preferably, the average frequency computing circuit comprises a comparator for comparing the frequency of the sampling clock signals in each channel with the allowable frequency range and for outputting a frequency error signal for any channel in which the frequency of the sampling clock signals  
10 is outside an allowable frequency range.

09857185-062001  
15        Preferably, the average frequency computing circuit calculates the average frequency of the sampling clock signals in the selected channels which do not include those channels in which the frequency of the sampling clock signals is outside the allowable frequency range.

20        Preferably, the digital phase locked loop circuit further comprises a register for adjustably setting a value representative of an allowable deviation. In this case, the allowable frequency range is determined on the basis of the average frequency calculated by the average frequency computing circuit and the set value from the register.

      Preferably, the digital phase locked loop circuit further comprises a gate circuit for masking the frequency error signal in an operational mode other than a tracking mode.

25        Preferably, the average frequency computing circuit divides the plurality of channels into a plurality of groups each of which includes at least two channels. In this case, the frequencies of the sampling clock signals for the plurality of

channels are summed repetitively and cumulatively group by group for calculating the average frequency.

Preferably, the average frequency computing circuit is reset in a calibration mode for performing calibration of the  
5 frequencies to be phase locked.

Preferably, the average frequency computing circuit includes a holding circuit for holding the average frequency which has been obtained immediately previously when all of the channels are in an operational mode other than a tracking mode.

10 Preferably, when the average frequency computing circuit outputs a frequency error signal for any channel, resynchronization of the sampling clock signals is performed only for the erring channel.

Preferably, the resynchronization of the sampling clock  
15 signals is performed at high speed in a lead-in mode by using the average frequency calculated by the average frequency computing circuit.

According to a second aspect of the present invention, there is provided a digital phase locked loop circuit for generating  
20 sampling clock signals used with respect to a plurality of channels for sampling reproduced information simultaneously from a plurality of tracks of a recording medium, comprising an average frequency computing circuit for calculating an average frequency of the phase locked sampling clock signals in selected  
25 channels and feeding back the calculated average to the phase locked loop, wherein the average frequency computing circuit comprises a speed variation detecting circuit for determining

a rate of variation of the average frequency in a predetermined time.

Preferably, the rate variation detecting circuit includes a comparator for comparing a variation width, in the  
5 predetermined time, of the average frequency determined by the average frequency computing circuit with an allowable variation range and for outputting a speed error signal if the variation width is outside the allowable variation range.

Preferably, the speed variation detecting circuit is  
10 capable of adjustably setting the predetermined time.

The various features and advantages of the present invention will be apparent on the basis of the embodiments given below with reference the attached drawings.

#### 15 BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a circuit block diagram of a digital phase locked loop circuit according to an embodiment of the present invention.

Figure 2 is a circuit block diagram of a GAC circuit incorporated in the digital phase locked loop circuit shown in  
20 Figure 1.

Figure 3 is a timing chart for illustrating the resynchronization operation performed by the digital phase locked loop circuit shown in Figure 1.

Figure 4 is a circuit block diagram of the tape speed  
25 variation detecting circuit provided for the GAC circuit shown in Figure 2.



Figure 5A through Figure 5D are timing charts for illustrating the sampling operation of the tape speed variation detecting circuit shown in Figure 4.

## 5 BEST MODE FOR CARRYING OUT THE INVENTION

An embodiment of the present invention is explained below on the basis of Figures 1 through 5.

As shown in Figure 1, the digital phase locked loop circuit according to the embodiment of the present invention includes  
10 eight DTG (digital time generation) circuits  $1_1 \sim 1_8$ , eight BSADPLL (bit stream asynchronous digital phase locked loop) circuits  $2_1$  through  $2_8$ , eight DRU (data recovery unit) circuits  $3_1 \sim 3_8$ , one GAC (global average clock) circuit 4, one interface circuit 5, one register file 6, and one frequency halving circuit 7.

15 This digital phase locked loop circuit is a phase locked loop circuit that is completely digital and is used to generate sampling clock signals for sampling reproduced information obtained from the read heads of a magnetic tape apparatus. The magnetic tape has 128 tracks, and the magnetic heads are designed  
20 to read 16 tracks simultaneously. Specifically, 16 groups of magnetic heads are provided, and each group comprises a total of four magnetic heads which include a write head and a read head for reading and writing one track in the forward direction as well as a write head and a read head for reading and writing one  
25 track in the reverse direction.

The circuit shown in Figure 1 is incorporated in one IC (integrated circuit) chip and is designed to process 16 channels

of reproduced information with two IC chips. 16 channels of reproduced information may be processed with only one IC chip.

The DTG circuits  $1_1 \sim 1_8$  output relative position signals and PKPLS detection signals to the BSADPLL circuits  $2_1 \sim 2_8$ , with the  
5 input of these signals PKPLS1~PKPLS8. The signals PKPLS1~PKPLS8 are signals that become high level when the playback pulse obtained from the read head is "1". Each of the relative position signals is a signal including six bits of binary data indicating the respective position of the signals PKPLS1 through PKPLS8  
10 relative to the standard clock signal 1XCLOCK.

With the input of the relative position signals and PKPLS detection signals from the DTG circuits  $1_1 \sim 1_8$  and the signal GAC corresponding to the average frequency value from the GAC circuit 4, the BSADPLL circuits  $2_1 \sim 2_8$  output an input phase estimation  
15 signal corresponding to the phase of the signals PKPLS1~PKPLS8 and a DPLL phase integrator output phase signal to the DRU circuits  $3_1 \sim 3_8$ , while outputting signals PLLfreq1~PLLfreq8 to the GAC circuit 4. The signals PLLfreq1~PLLfreq8 correspond to the frequencies of the signals PKPLS1~PKPLS8 and are 15 bits of data  
20 including a sign bit. The signals PLLfreq1~PLLfreq8 are established so that their values become 0 when the frequency in the phase locked state corresponding to the frequencies of the signals PKPLS1~PKPLS8 are equal to the standard clock signal 1XCLOCK.

25 With the input of the input phase estimation signals and the PLL phase integrator output phase signals from the BSADPLL circuits  $2_1 \sim 2_8$ , the DRU circuits  $3_1 \sim 3_8$  output the signals PDATA

1~PDATA 8 corresponding to the reproduced information and the sampling clock signals PCLK1~PCLK8 thereof.

With the input of the signals PLLfreq1~PLLfreq 8 from the BSADPLL circuits 2<sub>1</sub>~2<sub>8</sub>, the GAC circuit 4 detects the average  
5 frequency of the signals PKPLS1~PKPLS8 for eight channels and outputs the signal GAC. The GAC circuit 4 also outputs the speed error signals SPCHNG when the variation band of the signal GAC exceeds the allowable range within the prescribed time period.

The interface circuit 5 controls communication between the  
10 digital phase locked loop circuit and the external circuits.

The register file 6 includes a plurality of registers for holding various types of set values supplied from a CPU (central processing unit), not shown.

The frequency halving circuit 7 divides the clock signal  
15 2XCLOCK in half and generates the standard clock signal 1XCLOCK.

As shown in Figure 2, the GAC circuit 4 includes eight comparators 11<sub>1</sub>~11<sub>8</sub>, six adders 12<sub>1</sub>~12<sub>6</sub>, eight registers 13<sub>1</sub>~13<sub>8</sub>, a circuit 14 for determining the number of input channels (hereafter referred to as "input-channels-number determining  
20 circuit"), a GAC generating circuit 15, a frequency error value setting circuit 16, a gate circuit 17, eight AND circuits 18<sub>1</sub>~18<sub>8</sub>, and an OR circuit 19. Note that the tape speed variation detecting circuit is not shown in Figure 2.

The input-channels-number determining circuit 14 includes  
25 an adder 21, seven AND circuits 22<sub>1</sub>~22<sub>7</sub>, two OR circuits 23<sub>1</sub> and 23<sub>2</sub>, and an inverter 24.

The GAC generating circuit 15 includes a register 26.

The comparators  $11_1 \sim 11_8$  compare, for each channel, the signals PLLfreq1~PLLfreq8 from the BSADPLL circuits  $2_1 \sim 2_8$  with the maximum allowable frequency value and the minimum allowable frequency value from the frequency error value setting circuit 16. If the signals PLLfreq1~PLLfreq8 are not within the allowable frequency range, the comparators output a high level signal to the gate circuit 17 and the AND circuits  $18_1 \sim 18_4$ . The comparators  $11_1, 11_2$  output the signals PLLfreq1 and PLLfreq2 to the adder  $12_1$ . The comparators  $11_3, 11_4$  output the signals PLLfreq3 and PLLfreq4 to the adder  $12_2$ . The comparators  $11_5, 11_6$  output the signals PLLfreq5 and PLLfreq6 to the adder  $12_3$ . The comparators  $11_7, 11_8$  output the signals PLLfreq7 and PLLfreq8 to the adder  $12_4$ .

The adder  $12_1$  adds the signals PLLfreq1 and PLLfreq2 from the comparators  $11_1, 11_2$  and outputs the sum to the AND circuit  $18_5$ . The adder  $12_2$  adds the signals PLLfreq3 and PLLfreq4 from the comparators  $11_3, 11_4$  and outputs the sum to the AND circuit  $18_6$ . The adder  $12_3$  adds the signals PLLfreq5 and PLLfreq6 from the comparators  $11_5, 11_6$  and outputs the sum results to the AND circuit  $18_7$ . The adder  $12_4$  adds the signals PLLfreq7 and PLLfreq8 from the comparators  $11_7, 11_8$  and outputs the sum to the AND circuit  $18_8$ .

The adder  $12_5$  adds data contained the register  $13_2$  and data contained in the register  $13_4$  and outputs the sum to the AND circuit  $22_6$  of the input-channels-number determining circuit 14. The adder  $12_6$  adds data contained the register  $13_6$  and data contained in the register  $13_8$ , and outputs the sum to the AND circuit  $22_7$  of the input-channels-number determining circuit 14.

Each of the registers  $13_1$ ,  $13_3$ ,  $13_5$ , and  $13_7$  is a one-bit register for storing the output of the AND circuits  $18_1 \sim 18_4$ , respectively.

Each of the registers  $13_2$ ,  $13_4$ ,  $13_6$ , and  $13_8$  is a 16-bit register for storing the output of the AND circuits  $18_5 \sim 18_8$ , respectively.

The input-channels-number determining circuit 14 supplies the GAC generating circuit 15 with information for computing the average frequency signal GAC.

10 The GAC generating circuit 15 computes the signal GAC on the basis of the information from the input-channels-number determining circuit 14 and outputs the result to the frequency error value setting circuit 16 and the BSADPLL circuits  $2_1 \sim 2_8$ . The GAC generating circuit 15 becomes effective when the signal  
15 GACEN from the register file 6 is at high level, and outputs all zeros when the signal GACEN is low level.

On the basis of the signal GAC from the GAC generating circuit 15 and the 13-bit setting data from the register file 6, the frequency error value setting circuit 16 calculates the  
20 maximum allowable frequency value and the minimum allowable frequency value and outputs them to the comparators  $11_1 \sim 11_8$ .

When the signal GACEN from the register file 6 is at high level, the gate circuit 17 outputs a frequency error signal PLLERR1~8 from the comparators  $11_1 \sim 11_8$  of the corresponding  
25 channel if one or more of the signals PHOK1~PHOK8 generated on the basis of the signal TMSNS is at high level. The signal TMSNS and the signals PHOK1 through PHOK8 are discussed in detail below.

The AND gate 18<sub>1</sub> outputs a high level signal to the AND gate 18<sub>5</sub> and the register 13<sub>1</sub> when the frequency error signal from the comparator 11<sub>1</sub> and the frequency error signal from the comparator 11<sub>2</sub> are both at high level.

5        The AND gate 18<sub>2</sub> outputs a high level signal to the AND gate 18<sub>6</sub> and the register 13<sub>3</sub> when the frequency error signal from the comparator 11<sub>3</sub> and the frequency error signal from the comparator 11<sub>4</sub> are both at high level.

10       The AND gate 18<sub>3</sub> outputs a high level signal to the AND gate 18<sub>7</sub> and the register 13<sub>5</sub> when the frequency error signal from the comparator 11<sub>5</sub> and the frequency error signal from the comparator 11<sub>6</sub> are both at high level.

15       The AND gate 18<sub>4</sub> outputs a high level signal to the AND gate 18<sub>8</sub> and the register 13<sub>7</sub> when the frequency error signal from the comparator 11<sub>7</sub> and the frequency error signal from the comparator 11<sub>8</sub> are both at high level.

The AND gate 18<sub>5</sub> includes 16 AND elements and outputs the 16-bit sum from the adder 12<sub>1</sub> to the register 13<sub>2</sub> when a high level signal is input from the AND circuit 18<sub>1</sub>.

20       The AND gate 18<sub>6</sub> includes 16 AND elements and outputs the 16-bit sum from the adder 12<sub>2</sub> to the register 13<sub>4</sub> when a high level signal is input from the AND circuit 18<sub>2</sub>.

25       The AND gate 18<sub>7</sub> includes 16 AND elements and outputs the 16-bit summation from the adder 12<sub>3</sub> to the register 13<sub>6</sub> when a high level signal is input from the AND circuit 18<sub>3</sub>.

The AND gate 18<sub>8</sub> includes 16 AND elements and outputs the 16-bit summation from the adder 12<sub>4</sub> to the register 13<sub>8</sub> when a high level signal is input from the AND circuit 18<sub>4</sub>.

The OR circuit 19 outputs a high level signal to the register 26 of the GAC generating circuit 15 when one or more of the signals PHOK1~PHOK8 is at high level.

5 The adder 21 generates signals CONT1 and CONT2 for output to the AND circuit 22<sub>3</sub> and the GAC generating circuit 15 by summing the one-bit data stored in the registers 13<sub>1</sub>, 13<sub>3</sub>, 13<sub>5</sub>, and 13<sub>7</sub> respectively.

10 The AND circuit 22<sub>1</sub> outputs a high level signal to the AND circuit 22<sub>4</sub> when the contents of the registers 13<sub>1</sub> and the contents of the register 13<sub>3</sub> are both at high level.

The AND circuit 22<sub>2</sub> outputs a high level signal to the AND circuit 22<sub>5</sub> when the contents of the registers 13<sub>5</sub> and the contents of the register 13<sub>7</sub> are both at high level.

15 The AND circuit 22<sub>3</sub> outputs a high level signal to the AND circuits 22<sub>4</sub> and 22<sub>5</sub> and the inverter 24 when both signals CONT1 and CONT2 from the adder 21 are at high level.

The AND circuit 22<sub>4</sub> outputs high level signal to the OR circuit 23<sub>1</sub> when the signals from the AND circuits 22<sub>1</sub> and 22<sub>3</sub> are both at high level.

20 The AND circuit 22<sub>5</sub> outputs a high level signal to the OR circuit 23<sub>2</sub> when the signals from the AND circuits 22<sub>2</sub> and 22<sub>3</sub> are both at high level.

25 The AND circuit 22<sub>6</sub> includes 17 AND elements and outputs the 17-bit sum from the adder 12<sub>5</sub> to the GAC generating circuit 15 when the signal from the OR circuit 23<sub>1</sub> is at high level.

The AND circuit 22<sub>7</sub> includes 17 AND elements and outputs the 17-bit sum from the adder 12<sub>6</sub> to the GAC generating circuit 15 when the signal from the OR circuit 23<sub>2</sub> is high level.

The OR circuit 23<sub>1</sub> outputs a high level signal to the AND circuit 22<sub>6</sub> when at least one of the signals from the AND circuit 22<sub>4</sub> and the inverter 24 is at high level.

The OR circuit 23<sub>2</sub> outputs a high level signal to the AND circuit 22<sub>7</sub> when at least one of the signals from the AND circuit 22<sub>5</sub> and the inverter 24 is at high level.

The inverter 24 inverts the signal from the AND circuit 22<sub>3</sub> for output to the OR circuits 23<sub>1</sub> and 23<sub>2</sub>.

The register 26 operates when the signal from the OR circuit 19 is at high level while maintaining its contents without alteration when the signal from the OR circuit 19 is at low level. Further, the register 26 is reset when the signal CALIBRATE for calibrating the frequency to be phase-locked becomes high level.

Each circuit in Figure 2 operates in synchronization with the standard clock signal 1XCLOCK. The signals PLLfreq1~PLLfreq8 input to the comparators 11<sub>1</sub>~11<sub>8</sub> of each channel are compared with the maximum allowable frequency value and minimum allowable frequency value from the frequency error value setting circuit 16.

Assuming that the value of the GAC signal is A and that the set value supplied to the frequency error value setting circuit 16 from the register file 6 is B, the maximum allowable frequency value is  $A + B$ , whereas the minimum allowable frequency value is  $A - B$ .

When the signals PLLfreq1~PLLfreq8 are within the allowable frequency range between the maximum allowable frequency value and the minimum allowable frequency value, a high level signal



is output respectively from the comparators 11<sub>1</sub>~11<sub>8</sub> to the AND circuits 18<sub>1</sub>~18<sub>4</sub>.

Specifically, a high level signal is output from the comparators 11<sub>1</sub> and 11<sub>2</sub> to the AND circuit 18<sub>1</sub>. A high level signal is output from the comparators 11<sub>3</sub> and 11<sub>4</sub> to the AND circuit 18<sub>2</sub>. A high level signal is output from the comparators 11<sub>5</sub> and 11<sub>6</sub> to the AND circuit 18<sub>3</sub>. A high level signal is output from the comparators 11<sub>7</sub> and 11<sub>8</sub> to the AND circuit 18<sub>4</sub>.

Consequently, in the case where both the signals PLLfreq1 and PLLfreq2 are within the allowable frequency range, a high level signal is output from the AND circuit 18<sub>1</sub> to the AND circuit 18<sub>5</sub> and the register 13<sub>1</sub>. In the case where both the signals PLLfreq3 and PLLfreq4 are within the allowable frequency range, a high level signal is output from the AND circuit 18<sub>2</sub> to the AND circuit 18<sub>6</sub> and the register 13<sub>2</sub>. In the case where both the signals PLLfreq5 and PLLfreq6 are within the allowable frequency range, a high level signal is output from the AND circuit 18<sub>3</sub> to the AND circuit 18<sub>7</sub> and the register 13<sub>3</sub>. In the case where both the signals PLLfreq7 and PLLfreq8 are within the allowable frequency range, a high level signal is output from the AND circuit 18<sub>4</sub> to the AND circuit 18<sub>8</sub> and the register 13<sub>4</sub>.

On the other hand, the signals PLLfreq1~PLLfreq8 input to the comparators 11<sub>1</sub>~11<sub>8</sub> of each channel are also output to the adders 12<sub>1</sub>~12<sub>4</sub>.

Specifically, the signals PLLfreq1 and PLLfreq2 input to the comparators 11<sub>1</sub> and 11<sub>2</sub> are output to the adder 12<sub>1</sub>, summed by the adder 12<sub>1</sub>, and output to the AND circuit 18<sub>5</sub>. The signals PLLfreq3 and PLLfreq4 input to the comparators 11<sub>3</sub> and 11<sub>4</sub> are

output to the adder 12<sub>2</sub>, summed by the adder 12<sub>2</sub>, and output to the AND circuit 18<sub>6</sub>. The signals PLLfreq5 and PLLfreq6 input to the comparators 11<sub>5</sub> and 11<sub>6</sub> are output to the adder 12<sub>3</sub>, summed by the adder 12<sub>3</sub>, and output to the AND circuit 18<sub>7</sub>. The signals  
5 PLLfreq7 and PLLfreq8 input to the comparators 11<sub>7</sub> and 11<sub>8</sub> are output to the adder 12<sub>4</sub>, summed by the adder 12<sub>4</sub>, and output to the AND circuit 18<sub>8</sub>.

Consequently, if both the signals PLLfreq1 and PLLfreq2 are within the allowable frequency range, the sum of those is stored  
10 in the register 13<sub>2</sub>. If both the signals PLLfreq3 and PLLfreq4 are within the allowable frequency range, the sum of those is stored in the register 13<sub>4</sub>. If both the signals PLLfreq5 and PLLfreq6 are within the allowable frequency range, the sum of those is stored in the register 13<sub>6</sub>. If both the signals PLLfreq7  
15 and PLLfreq8 are within the allowable frequency range, the sum of those is stored in the register 13<sub>8</sub>.

The contents of the registers 13<sub>1</sub>, 13<sub>3</sub>, 13<sub>5</sub>, and 13<sub>7</sub> are summed by the adder 21 in the input-channels-number determining circuit 14. That sum is supplied as the control signals CONT1 and CONT2  
20 to the GAC generating circuit 15 and the AND circuit 22<sub>3</sub>.

There are a total of four groups of signals PLLfreq each group of which includes two signals, that is; the signals PLLfreq1 and PLLfreq2, the signals PLLfreq3 and PLLfreq4, the signals PLLfreq5 and PLLfreq6, and the signals PLLfreq7 and PLLfreq8.  
25 In the case where there are three groups wherein both signals PLLfreq are within the allowable frequency range, a high level signal is output from the AND circuit 22<sub>3</sub>.

Consequently, when there are zero, one, two, or four groups with both signals PLLfreq lying within the allowable frequency range, a high level signal is output from the inverter 24 to the OR circuits 23<sub>1</sub> and 23<sub>2</sub> from which a high level signal is output  
5 to the AND circuits 22<sub>6</sub> and 22<sub>7</sub>. Therefore, the sums of the adders 12<sub>5</sub> and 12<sub>6</sub> are output from the AND circuits 22<sub>6</sub> and 22<sub>7</sub> to the GAC generating circuit 15.

On the other hand, different results are obtained in the case where there are three groups wherein both signals PLLfreq  
10 are within the allowable frequency range. Specifically, when all of the signals PLLfreq1 through PLLfreq4 are within the allowable range, a high level signal is output from the AND circuit 22<sub>1</sub> to the AND circuit 22<sub>4</sub> which in turn outputs a high level signal to the OR circuit 23<sub>1</sub>, whereas the sum from the adder  
15 12<sub>5</sub> is output through the AND circuit 22<sub>6</sub> to the GAC generating circuit 15. Further, when all of the signals PLLfreq5 through PLLfreq8 are within the allowable range, a high level signal is output from the AND circuit 22<sub>2</sub> to the AND circuit 22<sub>5</sub> which in turn outputs a high level signal to the OR circuit 23<sub>2</sub>, whereas  
20 the sum from the adder 12<sub>6</sub> is output through the AND circuit 22<sub>7</sub> to the GAC generating circuit 15. In other words, in the case where there are three groups wherein both signals PLLfreq are within the allowable frequency range, only the value of the sum of two groups of four signals PLLfreq (i.e., the signals  
25 PLLfreq1~PLLfreq4 and the signals PLLfreq5 ~PLLfreq8) not including signals PLLfreq outside the allowable frequency range is supplied to the GAC generating circuit 15.

The GAC generating circuit 15 adds the sum from the AND circuits 22<sub>6</sub> and 22<sub>7</sub> and generates the signal GAC by dividing the sum according to the value of the signals CONT1 and CONT2 from the adder 21 for storing in the register 26.

5 In other words, as shown in Table 1 below, when there are four groups wherein both signals PLLfreq lie within the allowable frequency range, all signals PLLfreq<sub>1</sub>~PLLfreq<sub>8</sub> are summed, and the resulting sum is divided by eight to provide the signal GAC. When there are three groups wherein both signals PLLfreq lie  
10 within the allowable frequency range, four signals PLLfreq are summed, and the resulting sum is divided by four to provide the signal GAC. When there are two groups wherein both signals PLLfreq lie within the allowable frequency range, four signals PLLfreq are summed, and the resulting sum is divided by four to provide  
15 the signal GAC. When there is one group wherein both signals PLLfreq lie within the allowable frequency range, two signals PLLfreq are summed, and the resulting sum is divided by two to provide the signal GAC. When there are no groups wherein both signals PLLfreq lie within the allowable frequency range, the  
20 resulting sum is zero, so that the quotient will be the same regardless of the divisor. In this case, however, since each of the signals CONT1 and CONT2 is the same as in the case where there are four groups with both signals laying within the allowable frequency range, the sum will be divided by eight to  
25 provide the signal GAC.

TABLE 1

Number of Groups without Error	4	3	2	1	0
CONT1	0	1	1	0	0
CONT2	0	1	0	1	0
Divisor	8	4	4	2	8

Such a process for dividing the signals PLLfreq1~PLLfreq8  
 5 into four groups of two is advantageous for simplifying the  
 circuit arrangement.

As a result of this simplification of the circuit  
 arrangement, the signal GAC becomes zero in the case where one  
 of the signals PLLfreq in every group is outside the allowable  
 10 frequency range, for example. The signal GAC of 0 means that the  
 average frequency is equal to the frequency of the standard clock  
 signals 1XCLOCK. The values of the setting data supplied from  
 the register file 6 to the frequency error value setting circuit  
 16 are determined appropriately so that the remaining normal  
 15 signals PLLfreq do not fall outside the allowable frequency range  
 in this case as well.

The signal GAC obtained in this way is fed back to the  
 frequency error value setting circuit 16 and the BSADPLL circuits  
 2<sub>1</sub>~2<sub>8</sub>, while also being supplied to the tape speed variation  
 20 detecting circuit contained in the GAC circuit 4.

In the case where the signals PLLfreq1~PLLfreq8 are outside  
 the allowable frequency range, low level frequency error signals  
 PLLERR1~PLLERR8 are output from the comparators 11<sub>1</sub>~11<sub>8</sub> via the  
 gate circuit 17.

As shown in Figure 3, when the reading position of each read head reaches the burst zone of the magnetic tape 31, the signal TMSNS of each channel supplied from outside the digital phase locked loop circuit becomes high. On the basis of this signal TMSNS, the signals SGLOBAL and PHOK for each channel are generated within that digital phase locked loop circuit. The signal SGLOBAL rises after a 2-bit cell from the rise of the signal TMSNS. The signal PHOK rises after a 40-bit cell from the rise of the signal TMSNS.

When the signal TMSNS rises, the signal GAC held in the register 26 of the GAC generating circuit 15 is taken out by the BSADPLL circuits  $2_1 \sim 2_8$ , which then oscillate at the frequency determined by the signal GAC. During the period of the 40-bit cell before the signal PHOK rises, the BSADPLL circuits  $2_1 \sim 2_8$  perform synchronition of the signal PKPLS in the lead-in mode. When the signal PHOK rises, the BSADPLL circuits  $2_1 \sim 2_8$  switch to the tracking mode and perform synchronous tracking.

When the frequency of the signal PKPLS of any channel becomes abnormal due for example to drop out after synchronization is complete, the frequency error signal PLLERR of that channel becomes low. The frequency error signal PLLERR is inverted and latched within the digital phase locked loop circuit and output therefrom as the frequency error signal DEADPLL. Accordingly, when the reading position of the read head reaches the resynchronization burst zone of the magnetic tape 31, the signal TMSNS supplied from outside the digital phase locked loop circuit is reset and becomes low, and rises after an 8-bit cell.

Consequently, the same operation is repeated for a relevant channel as performed when the read position of the read head matches the burst zone of the magnetic tape 31, so that the BSADPLL circuits synchronize the signal PKPLS in the lead-in mode. In the lead-in mode, the normal state is promptly recovered because the tracking gain is higher than in the tracking mode. The frequency error signal DEADPLL is reset when the signal TMSNS is reset.

In this way, a shift from the synchronization state can be detected immediately for each channel because the frequency error signals PLLERR1~8 are output from the comparators 11<sub>1</sub>~11<sub>8</sub> for each channel.

Further, it is possible to accurately determine the average frequency because erring channels are excluded from the calculation of the signal GAC.

Further, the digital phase locked loop circuit can respond flexibly to various changes of specifications because the allowable frequency range can be altered freely by changing the set values in the registers of the register file 6 supplied to the frequency error value setting circuit 16.

The frequency error signals PLLERR1~8 are not output except during the tracking mode, because the signals PHOK1~8 are supplied to the gate circuit 17 for gating the frequency error signals PLLERR1~8.

Because the signal based on the signals PHOK1~8 is supplied from the OR circuit 19 to the register 26 of the GAC generating circuit 15, synchronization can be performed promptly using the

signal GAC held in the register 26 when the read position of the read head matches the burst zone of the magnetic tape 31.

As shown in Figure 4, the tape speed variation detecting circuit 40 incorporated in the GAC circuit 4 includes a counter 41, adders 42 and 43, registers 44 through 47, dividers 48 and 49, a subtracter 50, a register 51, a comparator 52, a register 53, an inverter 54, an OR circuit 55, and an inverter 56.

The counter 41 divides the input clock signals by 128. Specifically, for each count of 64 input clock signals, the signal output to the registers 44 and 47 and the inverter 54 is inverted alternately between high level and low level. Further, the counter 41 divides the input clock signals by 64. Specifically, the signal output to the register 51 is inverted alternately between high level and low level for each count of 32 input clock signals.

The adder 42 adds the signal GAC from the register 26 in the GAC generating circuit 15 to the output from the register 44, and supplies the sum to the register 44.

The adder 43 adds the signal GAC from the register 26 in the GAC generating circuit 15 to the output from the register 45, and supplies the sum to the register 45.

The register 44 operates in synchronization with clock signals input to the counter 41. The register 44 takes out the stored sum from the adder 42 for output to the register 46 and adder 42 when the signal supplied from the counter 41 to the reset terminal is low.

The register 45 operates in synchronization with clock signals input to the counter 41. The register 45 takes out the stored sum from the adder 43 for output to the register 47 and



adder 43 when the signal supplied from the inverter 54 to the reset terminal is low.

The register 46 operates in synchronization with clock signals input to the counter 41. When the signal supplied from the inverter 54 to the enable terminal is high, the register 46 takes out the stored sum from the register 44 for output to the divider 48.

The register 47 operates in synchronization with clock signals input to the counter 41. When the signal supplied from the counter 41 to the enable terminal is high, the register 47 takes out the stored sum from the register 45 for output to the divider 49.

The divider 48 divides the stored sum from the register 46 by 64 for output of the quotient to the subtracter 50.

The divider 49 divides the stored sum from the register 47 by 64 for output of the quotient to the subtracter 50.

The subtracter 50 calculates the difference between the output from the divider 48 and the output from the divider 49 for feeding the resulting difference to the register 51.

The register 51 synchronizes in operation with the signals input from the counter 41 to the clock signal input terminal. It takes out the calculated difference from the subtracter 50 for output to the comparator 52.

The comparator 52 compares the difference from the register 51 with the set value from the register file 6 for output of a high level signal to the register 53 if the difference from the register 51 is within the allowable range according to the set value from the register file 6.

The register 53 synchronizes in operation with the standard clock signals 1XCLOCK. It takes out the signal from the comparator 52 for output of that signal as the speed error signal SPCHNG.

5 The inverter 54 inverts the signal from the counter 41 for output to the registers 45 and 46.

The OR circuit 55 outputs a low level signal to the inverter 56 when all of the signals PHOK1~PHOK8 are low.

10 The inverter 56 inverts the signal from the OR circuit 55 for output of that signal as the reset signal to each circuit in the tape speed variation detecting circuit 40.

When all of the signals PHOK1~PHOK8 are low, the output of the OR circuit 55 turns to low level while the output of the inverter 56 turns to high level for output of a reset signal which is used to reset each circuit of the tape speed variation detecting circuit 40. In other words, the tape speed variation detecting circuit 40 operates only when one or more channels is in the tracking mode, as is clear from Figure 3.

One of the following signals is input to the counter 41:  
20 standard clock signals 1XCLOCK, clock signals 1/2XCLOCK obtained by dividing the standard clock signals 1XCLOCK by two, clock signals 1/4XCLOCK obtained by dividing the standard clock signals 1XCLOCK by four, clock signal 1/8XCLOCK obtained by dividing the standard clock signals 1XCLOCK by 8. The set value  
25 in a selected register of the register file 6 determines which clock signals are input.

Assuming now that the standard clock signals 1XCLOCK are input to the counter 41, the output of the counter 41 becomes

low for a duration of 64 cycles of the standard clock signals 1XCLOCK. This causes the register 44 to be in an unreset state, the register 45 to be in a reset state, the register 46 to be in an enabled state, and the register 47 to be in a disabled state.

5 As a result, the signals GAC are cumulatively input to the adder 42 for summing every cycle of the standard clock signals 1XCLOCK and for storing the resulting sum in the register 46. The sum stored in the register 46 is divided by 64 in the divider 48, and the resulting quotient is output to the subtracter 50.

10 Upon lapse of a period of 64 cycles of the standard clock signals 1XCLOCK, the output of the counter 41 is inverted for causing the register 44 to be in a reset state, the register 45 to be in an unreset state, the register 46 to be in a disabled state, and the register 47 to be in an enabled state. This state  
15 continues for 64 cycles of the standard clock signals 1XCLOCK. As a result, the average frequency signal GAC is cumulatively input to the adder 43 for summing every cycle of the standard clock signals 1XCLOCK and for storing the resulting sum in the register 47. The sum stored in the register 47 is divided by 64  
20 in the divider 49 and the result is output to the subtracter 50. The output of the subtracter 50 is stored in the register 51 every 64 cycles of the standard clock signals 1XCLOCK.

Consequently, the register 51 stores the difference between the average of 64 GAC signals in a period of 64 cycles of the  
25 standard clock signals 1XCLOCK and the average of 64 GAC signals in the next period of 64 cycles of the standard clock signals 1XCLOCK. The comparator 52 compares this difference with the standard value from a prescribed register of the register file

6. If the difference exceeds the standard value, a high level signal is output from the comparator 52. This high level signal is stored in the register 53 and is output as a speed error signal SPCHNG.

5       The same operations are repeated at every 64 cycles of the standard clock signals 1XCLOCK.

As discussed above, in the case where the standard clock signals 1XCLOCK are input to the counter 41, a GAC signal is taken out every cycle of the standard clock signals 1XCLOCK as shown  
10 in Figure 5A, and the difference between the average of 64 GAC signals and the average of the subsequent 64 GAC signals is compared with a standard value. Thus, variations of the average frequency signal GAC are monitored every 64 cycles of the standard clock signals 1XCLOCK.

15       In the case where the clock signals  $1/2XCLOCK$  obtained by dividing the standard clock signals 1XCLOCK by two are input to the counter 41, a GAC signal is taken out every two cycles of the standard clock signals 1XCLOCK as shown in Figure 5B, and the difference between the average of 64 GAC signals and the  
20 average of the subsequent 64 GAC signals is compared with a standard value. Thus, variations of the average frequency signal GAC are monitored every 128 cycles of the standard clock signals 1XCLOCK.

25       In the case where the clock signals  $1/4XCLOCK$  obtained by dividing the standard clock signals 1XCLOCK by four are input to the counter 41, a GAC signal is taken out every four cycles of the standard clock signal 1XCLOCK as shown in Figure 5C, and the difference between the average of 64 GAC signals and the

average of the subsequent 64 GAC signals is compared with a standard value. Thus, variations of the average frequency signal GAC are monitored every 256 cycles of the standard clock signal 1XCLOCK.

5 In the case where the clock signals  $1/8XCLOCK$  obtained by dividing the standard clock signals 1XCLOCK by eight are input to the counter 41, a GAC signal is taken out every eight cycles of the standard clock signals 1XCLOCK as shown in Figure 5D and the difference between the average of 64 GAC signals and the  
10 average of the subsequent 64 GAC signals is compared with a standard value. Thus, variations of the average frequency signal GAC are monitored every 512 cycles of the standard clock signal 1XCLOCK.

In this way, the time interval for monitoring variations  
15 of the average frequency signal GAC can be changed freely by switching the frequency of the clock signals XCLOCK supplied to the counter 41.

The speed error signal SPCHNG supplied from the register 53 of the tape speed variation detecting circuit 40 is output  
20 outside of the digital phase locked loop circuit. Variations of the average frequency signal GAC correspond to variations in the traveling speed of the magnetic tape 31. When the variations of the average frequency signal GAC is outside the allowable range, this indicates that the variations in the traveling speed of the  
25 magnetic tape 31 exceed the allowable range.

When the speed error signal SPCHNG turns to high level by a so-called read-back check, a so-called retry operation is performed wherein writing onto the magnetic tape 31 is

temporarily suspended and the magnetic tape 31 is rewound for  
rewriting the same data. In the read-back check, the standard  
value supplied to the comparator 52 in the tape speed variation  
detecting circuit 40 is a very strict value compared to that  
5 supplied for normal reading. This is because, during normal  
reading, the traveling speed of the magnetic tape 31 may vary  
oppositely to writing, so that strict control over the allowable  
value of the variation in the traveling speed of the magnetic  
tape 31 during writing ensures reliable reading during normal  
10 reading.

09057185.062001

## CLAIMS

1. A digital phase locked loop circuit for generating sampling  
clock signals used with respect to a plurality of channels for  
5 sampling reproduced information simultaneously from a plurality  
of tracks of a recording medium, comprising:

an average frequency computing circuit for calculating an  
average frequency of the phase locked sampling clock signals in  
selected channels and feeding back the calculated average to the  
10 phase locked loop;

wherein the average frequency computing circuit outputs a  
frequency error signal with respect to any channel in which the  
frequency of the sampling clock signals is outside an allowable  
frequency range.

15 2. The digital phase locked loop circuit according to Claim 1,  
wherein the average frequency computing circuit comprises a  
comparator for comparing the frequency of the sampling clock  
signals in each channel with the allowable frequency range and  
20 for outputting a frequency error signal for any channel in which  
the frequency of the sampling clock signals is outside an  
allowable frequency range.

3. The digital phase locked loop circuit according to Claim 2,  
25 wherein the average frequency computing circuit calculates the  
average frequency of the sampling clock signals in the selected  
channels which do not include those channels in which the

frequency of the sampling clock signals is outside the allowable frequency range.

4. The digital phase locked loop circuit according to Claim 2,

5 further comprising:

a register for adjustably setting a value representative of an allowable deviation,

wherein the allowable frequency range is determined on the basis of the average frequency calculated by the average frequency computing circuit and the set value from the register.

5. The digital phase locked loop circuit according to Claim 2, further comprising a gate circuit for masking the frequency error signal in an operational mode other than a tracking mode.

6. The digital phase locked loop circuit, according to Claim 2, wherein the average frequency computing circuit divides the plurality of channels into a plurality of groups each of which includes at least two channels, the frequencies of the sampling clock signals for the plurality of channels being summed repetitively and cumulatively group by group for calculating the average frequency.

7. The digital phase locked loop circuit according to Claim 2, wherein the average frequency computing circuit is reset in a calibration mode for performing calibration of the frequencies to be phase locked.



8. The digital phase locked loop circuit according to Claim 2,  
wherein the average frequency computing circuit includes a  
holding circuit for holding the average frequency which has been  
obtained immediately previously when all of the channels are in  
5 an operational mode other than a tracking mode.

9. The digital phase locked loop circuit according to Claim 2,  
wherein when the average frequency computing circuit outputs a  
frequency error signal for any channel, resynchronization of the  
10 sampling clock signals is performed only for the erring channel.

10. The digital phase locked loop circuit according to Claim 9,  
wherein the resynchronization of the sampling clock signals is  
performed at high speed in a lead-in mode by using the average  
15 frequency calculated by the average frequency computing circuit.

11. A digital phase locked loop circuit for generating sampling  
clock signals used with respect to a plurality of channels for  
sampling reproduced information simultaneously from a plurality  
20 of tracks of a recording medium, comprising:

an average frequency computing circuit for calculating an  
average frequency of the phase locked sampling clock signals in  
selected channels and feeding back the calculated average to the  
phase locked loop;

25 wherein the average frequency computing circuit comprises  
a speed variation detecting circuit for determining a rate of  
variation of the average frequency in a predetermined time.

12. The digital phase locked loop circuit according to Claim 11,  
wherein the rate variation detecting circuit includes a  
comparator for comparing a variation width, in the predetermined  
time, of the average frequency determined by the average  
5 frequency computing circuit with an allowable variation range  
and for outputting a speed error signal if the variation width  
is outside the allowable variation range.

13. The digital phase locked loop circuit according to Claim 11,  
10 wherein the speed variation detecting circuit is capable of  
adjustably setting the predetermined time.

09857485 062001

## ABSTRACT

The digital phase locked loop circuit according to the invention includes a GAC circuit (4) for calculating the average  
5 frequency of the phase locked sampling clock signals in selected channels and for feeding back the calculated average to the phase locked loop. The GAC circuit (4) includes comparators ( $11_1 \sim 11_8$ ) for comparing the frequency of the sampling clock signals in each channel with an allowable frequency range and for outputting a  
10 frequency error signal with respect to any channel in which the frequency of the sampling clock signals is outside the allowable frequency range.

09057485-062001  
100290-5812569




FIG. 2





FIG. 3

FIG. 3








FIG. 5B




FIG. 5C





FIG. 5D





## Declaration and Power of Attorney For Patent Application

## 特許出願宣言書及び委任状

## Japanese Language Declaration

## 日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

DIGITAL PHASE LOCKED LOOP CIRCUIT

上記発明の明細書（下記の欄でx印がついていない場合は、本書に添付）は、

the specification of which is attached hereto unless the following box is checked:

☐ 月 日に提出され、米国出願番号または特許協定条約国際出願番号を \_\_\_\_\_ とし、  
(該当する場合) \_\_\_\_\_ に訂正されました。

☐ was filed on \_\_\_\_\_  
as United States Application Number or  
PCT International Application Number  
\_\_\_\_\_ and was amended on  
\_\_\_\_\_ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されたとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

## Japanese Language Declaration

(日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき下記の、米国以外の国の少なくとも一カ国を指定している特許協力条約365(a)項に基づき国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

### Prior Foreign Application(s)

外国での先行出願

(Number) (番号)	(Country) (国名)
(Number) (番号)	(Country) (国名)

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

### Priority Not Claimed

優先権主張なし

(Day/Month/Year Filed) (出願年月日)
(Day/Month/Year Filed) (出願年月日)

私は、第35編米国法典119条(e)項に基づいて下記の米国特許出願規定に記載された権利をここに主張いたします。

(Application No.) (出願番号)	(Filing Date) (出願日)
(Application No.) (出願番号)	(Filing Date) (出願日)

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.) (出願番号)	(Filing Date) (出願日)
(Application No.) (出願番号)	(Filing Date) (出願日)

私は、下記の米国法典第35編120条に基づいて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)に基づき権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願書提出日以後で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

PCT/JP99/00055

(Application No.)  
(出願番号)

January 8, 1999

(Filing Date)  
(出願日)

Pending

(Status: Patented, Pending, Abandoned)  
(現況: 特許許可済、係属中、放棄済)

(Application No.)  
(出願番号)

(Filing Date)  
(出願日)

(Status: Patented, Pending, Abandoned)  
(現況: 特許許可済、係属中、放棄済)

私は、私自身の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私の入手した情報と私の信じることに基づき表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行なえば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

(三本語宣言書)

**POWER OF ATTORNEY:** As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (*list name and registration number*)

And I hereby appoint as principal attorneys: David T. Nikaido, Reg. No. 22,663;  
Charles M. Marmelstein, Reg. No. 25,895; George E. Oram, Jr., Reg. No.  
27,931; Robert B. Murray, Reg. No. 22,980; E. Marcie Emas, Reg. No. 32,131;  
Douglas H. Goldhush, Reg. No. 33,125; Monica Chitt Kins, Reg. No. 36,105;  
Richard J. Berman, Reg. No. 39,107; King L. Wong, Reg. No. 37,500; James A.  
Poulos, III, Reg. No. 31,714; Patrick D. Muir, Reg. No. 37,403; Sharon N.  
Klesner, Reg. No. 36,335; Murat Ozgu, Reg. No. 44,275; Bradley D. Goldizen,  
Reg. No. 43,637, and N. Alexander Notte, Reg. No. 45,689.

Please direct all communications to the following address:  
**ARENT FOX KINTNER PLOTKIN & KAHN, PLLC**  
1050 Connecticut Avenue, N.W., Suite 600  
Washington, D.C. 20036-5339  
 Telephone No. (202) 857-6000; Facsimile No. (202) 638-4810

(第三以降の共同発明者についても同様に記載し、署名をすること)  
(Supply similar information and signature for third and subsequent joint inventors.)

第三共同発明者名		Full name of third joint inventor, if any	
		<u>Manabu Ogino</u>	
第三共同発明者の署名	日付	Third inventor's signature	Date
	3-20	<u>Manabu Ogino</u>	May 25, 2001
住所	Residence c/o FUJITSU PERIPHERALS LIMITED <u>Hyogo, Japan JFX</u>		
国籍	Citizenship Japan		
私書箱	Post Office Address c/o FUJITSU PERIPHERALS LIMITED 35 Saho, Yashiro-cho, Kato-gun, Hyogo 673-1447 Japan		
第四共同発明者名		Full name of fourth joint inventor, if any	
第四共同発明者の署名	日付	Fourth inventor's signature	Date
住所	Residence		
国籍	Citizenship		
私書箱	Post Office Address		
第五共同発明者名		Full name of fifth joint inventor, if any	
第五共同発明者の署名	日付	Fifth inventor's signature	Date
住所	Residence		
国籍	Citizenship		
私書箱	Post Office Address		
第六共同発明者名		Full name of sixth joint inventor, if any	
第六共同発明者の署名	日付	Sixth inventor's signature	Date
住所	Residence		
国籍	Citizenship		
私書箱	Post Office Address		

第七共同発明者名		Full name of seventh joint inventor, if any	
第七共同発明者の署名	日付	Seventh inventor's signature	Date
住所		Residence	
国籍		Citizenship	
私書箱		Post Office Address	
第八共同発明者名		Full name of eighth joint inventor, if any	
第八共同発明者の署名	日付	Eighth inventor's signature	Date
住所		Residence	
国籍		Citizenship	
私書箱		Post Office Address	
第九共同発明者名		Full name of ninth joint inventor, if any	
第九共同発明者の署名	日付	Ninth inventor's signature	Date
住所		Residence	
国籍		Citizenship	
私書箱		Post Office Address	
第十共同発明者名		Full name of tenth joint inventor, if any	
第十共同発明者の署名	日付	Tenth inventor's signature	Date
住所		Residence	
国籍		Citizenship	
私書箱		Post Office Address	